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ABSTRACT 
Radio frequency (RF) receivers are the key front-end blocks in wireless devices 
such as smartphones, pagers, PDAs etc. An important block of the RF receiver is the Low-
noise amplifier. It’s function is to amplify with little noise addition, the RF signal received 
at the atenna. Modern wireless devices for example the smartphone, incorporates multiple 
functionalities supported by various RF standards- GPS, Bluetooth, Wifi, GSM etc. Thus, 
the current trend in the wireless technology is to integrate radio receivers for each RF 
standard into a single system-on-chip (SoC) in order to reduce cost and area of the devices. 
In view of this, multiband RF receivers have been developed which feature multiband 
LNAs. 
This thesis presents the design and implementation of a multiband LNA for 
Software Defined Radio Applications. In this thesis, basic radio-frequency concepts are 
discussed which is followed by a discussion of  pros and cons of various multistandard 
low-noise amplifier topologies. This is then followed by the design of the proposed 
reconfigurable LNA. The LNA is designed and fabricated in IBM 0.18um CMOS 
technology. It is made up of dual LC resonant tanks, one to switch between 5.2GHz and 
3.5GHz frequency bands and the other, to switch between 2.4GHz and 1.8GHz bands. The 
input matching of the LNA is achieved using a switchable shunt active feedback network. 
The LNA achieves  S21 of between 10.1dB and 13.43dB. It achieves an input matching 
(S11) between  -13.44 dB and -11.97 dB. The noise figure measured ranges from 2.8 dB 
to 4.3 dB. The LNA also achieves an IIP3 from -7.12 dBm to -3.45 dBm at 50 MHz offset.  
The power consumption ranges from 7 mW to 7.2 mW. 
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1. INTRODUCTION
1.1 Motivation 
This era is marked by increasing development in communication technology due 
to the spiraling growth in wireless applications and the ever increasing demand for high 
speed data communication. The wireless industry is the major contributor to the rapid 
growth in communication technology. Today, various portable wireless communication 
devices can be found on the electronic market -from smartphones, notebook 
computers,pagers, PDAs to handheld portable games such as the Playstation Portable 
(PSP). Tremendous effort has been invested to develop wireless terminals that integrate 
multiple functionalities. For example, one can use today’s smartphone to make phone 
calls, for navigation/exploration, for internet connectivity, for short range connectivity and 
data transfer between the two smartphones.  Several wireless communication standards 
exist for each of these functionalities. 
The  RF standards which  have emerged as a result include but not limited to 
GSM900, DCS1800, PCS1900 and WCDMA standards for cellular communication; 
WLAN a/b/g/n, UWB and Bluetooth standards for wireless data connectivity and 
communication; GPS for navigation; and FM radio standards for entertainment [1]. Table 
1-1 illustrates the various RF standards with respect to their applications and frequency 
bands. 
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Table 1-1 : Wireless standards [2] 
 
Standard Application Carrier Frequency 
GSM Voice 925-960 MHz 
1.710-1.785 GHz 
DCS 1800 Voice 1.805-1.88 GHz 
1.85-1.91 GHz 
PCS 1900 Voice 1.93-1.99 GHz 
GPS Location 1.57542 GHz 
Bluetooth Data 2.4-2.4835 GHz 
UWB Data 3.1-10.6 GHz 
IEEE 802.11a Data 5.15-5.85 GHz 
IEEE 802.11b Data 2.4-2.48GHz 
Zigbee 802.15.3 Data 868-868.6 MHz 
2.412-2.472 GHz 
WiMax 802.16a Data 2-11 GHz 
 
 
              These wireless communication standards continue to grow in number. As a result, 
recent research in wireless communications has moved towards achieving multiband RF 
receivers which are the core of mobile terminals [3]. For example, Chang et al. [4] reported  
a dual-band heterodyne receiver for 2.4/5.2-GHZ wireless local area network applications. 
Wu et al. [5] demonstrated a 900-MHz-1.8-GHz dual-band heterodyne receiver employing 
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weaver architecture. Dongpo et al. [6] showcased a dual-band concurrent receiver for  
1.2/1.57 GHz next generation of global navigation satellite systems (GNSSs). The main 
goal in the design of these multiband receiver architectures is to share as many as possible, 
building blocks for various standards to reduce the cost and area of mobile devices [3]. A 
key block of any RF receiver is the Low Noise Amplifier (LNA). It is the first 
amplification block in the RF receiving path as shown in Figure 1-1. In fact, the 
performance of the RF receiver is significantly influenced by the LNA. The LNA plays 
an important role in amplifying the received signal while adding little noise to it. As shown 
in Figure 1-1, the received signal is filtered, amplified by the LNA and translated to base-
band by mixing with a local-oscillator (LO)[7]. The signal is then filtered after which it is 
applied to an analog-to-digital converter (ADC) which digitizes the analog signal. The 
digital signal is then processed in a digital signal processing unit (DSP). 
 
 
 
Figure 1-1: A typical receiver block diagram showing LNA[7] 
 
 
              A classical multiband system that makes use of the LNA is the Software Defined 
Radio (SDR). SDR is a radio communication system where components that have been 
4 
typically implemented in hardware (e.g mixers, filters, modulatos/demodulators, etc) are 
instead implemented by means of a software on a personal computer or embedded system. 
The ideal software defined radio receiver[8] consists of an antenna, an LNA, an analog-
to-digital converter (ADC) and a digital signal processing chip as shown in Figure 1-2. 
The SDR converts the modulated RF analog signal received by the atenna into digital 
signal which is achieved by the ADC. The DSP and general purpose processor then handle 
the processing of the signal. 
Figure 1-2: Basic architecture of SDR[8] 
The basic concept behind the software defined radio is to configure the receiver 
settings using software so as to select and process signal(s) belonging to a particular 
frequency band at a particular time. This implies there is the need for a reconfigurable 
LNA which would select a specific frequency band at a time. Different standards have 
different specifications of signal level and noise required at the input of the ADC. 
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Therefore, such LNAs should  provide specific gains in addition to selecting a specific 
frequency band and as add as small as possible noise to the received RF signal. This work 
presents a reconfigurable Low Noise Amplifier for Software defined radio applications at 
target frequencies of 1.8/2.4/3.5/5 GHz using IBM CMOS technology. 
1.2 Thesis Objectives 
The objective of  this thesis is to present a reconfigurable LNA for software 
defined radios using switchable gm active shunt feedback input matching. The LNA is 
designed to switch these standards; GSM (1.8GHz), Bluetooth (2.4 GHz) , WiMax 
(3.5GHz) and IEEE 802.11a. The LNA was developed using the IBM 0.18um CMOS7RF 
process and was fabricated by MOSIS. 
1.3 Thesis Outline 
This thesis is organized as follows: Section 2 reviews basic RF concepts such as 
impedance  matching, noise figure, linearity, stability, scattering parameters and passives. 
It also elaborates on LNA topologies, a brief literature review and the proposed LNA 
architecture. Section 3 covers the design process and the simulated and measured results 
of the proposed LNA. Section 4 highlights the conclusions and future works. 
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2. REVIEW OF RF CONCEPTS AND MULTIBAND RECONFIGURABLE LNA
ARCHITECTURES 
This section highlights the required basic RF concepts  in the design of  the 
proposed LNA. It also talks about some performance trade-offs involved in the design of 
LNAs. The section concludes with literature review of state-of-the-art reconfigurable 
LNAs. 
2.1 Basic RF Concepts 
The LNA is a key block in any receiver chain. It is typically the first active-signal 
processing block after the antenna. The received RF signal is normally accompanied by 
interferers with significant amplitudes. The LNA should hence be able to amplify all these 
signals without causing much distortion in the receiver chain. Moreover,  the level of 
received RF signal is typically small and as the sensitivity of the LNA determines the 
sensitivity of the entire receiver, the LNA should add very little noise to the signal chain. 
The LNA as the first active block in the receiver chain should be able to provide significant 
gain in order to suppress the noise of subsequent blocks. These factors among others are 
very vital in the design of the LNA and need a careful study. This chapter highlights the 
review of RF concepts such as noise, linearity, gain , matching and other concepts relating 
to passives such as quality factor, noise etc. 
2.1.1 Noise Figure 
Noise is a major limiting factor in most RF circuits and is any  signal other than 
the desired RF signal. Without noise, an RF receiver would be able to detect very small 
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input signals, allowing communication across very long distances [7]. Noise comes in 
many forms with different mechanisms of generation. In RF systems, the noise of any 
device is characterized by the parameter known as Noise Factor (F).The noise factor of a 
device is a measure of the signal-to-noise ratio degradation as the signal is processed 
through the circuit and is normally expressed in decibels in which case it is called Noise 
Figure(NF). The noise figure of a device  is defined as: 
                                             𝑁𝐹 = 10𝑙𝑜𝑔10𝐹 = 10𝑙𝑜𝑔10  
𝑆𝑁𝑅𝑖𝑛
𝑆𝑁𝑅𝑜𝑢𝑡
                                    2 − 1  
where 𝑆𝑁𝑅𝑖𝑛 and 𝑆𝑁𝑅𝑜𝑢𝑡 are the signal-to-noise ratios at the input and at the output of 
the two-port circuit respectively. A receiver system is made up of many blocks(active and 
passive) cascaded in series. As the signal propagates from the antenna to the ADC, noise 
is introduced by different blocks to the signal. The effective NF of the system is dependent 
on the NF of each block as well as the gain of preceding stages. 
 
 
 
Figure 2-1: Cascade of noisy blocks[7] 
 
 
The NF of a cascaded system as shown in Figure 2-1 according to Friis [7] is given by : 
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          𝑁𝐹𝑡𝑜𝑡 =  𝑁𝐹1  +  
𝑁𝐹2
𝐴1
 + 
𝑁𝐹3
𝐴1𝐴2
+ ⋯ +   
𝑁𝐹𝑁
𝐴1𝐴2 … 𝐴(𝑁−1)
                          2 − 2 
Where 𝑁𝐹𝑚 and 𝐴𝑚  are the noise factor and the available power gain of the m
th stage. 
According to this equation, the noise contributed by each stage decreases as the gain of 
the preceding stage increases. Thus, the first few stages in a cascade are the most critical 
stages. In practice, the LNA is the first active block in the receiving chain. Therefore, its 
NF directly adds to that of the system. An LNA should provide enough gain to overcome 
the noise contribution of the subsequent stages and add as little noise as possible. NFtot 
determines the sensitivity of the overall receiver. 
2.1.2 Sensitivity 
            Sensitivity is defined as the minimum signal level that a receiver can detect with 
appreciable quality [7]. The appreciable quality is defined as sufficient signal-to-noise 
ratio (SNR) in the presence of noise. The SNR itself depends on the type of modulation 
and the bit error rate (BER) that the system can tolerate. Sensitivity is analytically given 
by : 
𝑆𝑒𝑛𝑠𝑖𝑡𝑖𝑣𝑖𝑡𝑦(𝑑𝐵𝑚) =  −
174𝑑𝐵𝑚
𝐻𝑧
 + 10 𝑙𝑜𝑔 (𝐵𝑊) + 𝑁𝐹𝑡𝑜𝑡  + 10 log(𝑆𝑁𝑅𝑜𝑢𝑡) 2 − 3 
where -174dBm/Hz is the available noise power from the antenna (noise floor) and BW is 
the bandwidth of the desired signal, and the last term is the minimum acceptable SNR at 
the receiver output.       
  2.1.3 Non-Linear Effects  
             The linearity of a system determines the maximum allowable input signal level. 
Active devices exhibit some form of non-linearity one way or the other. Non-linear 
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behavior of the devices in circuits leads to signal distortion.  The common measures of 
linearity for RF circuits  are the 1-dB compression point (P1dB) and the third-order 
intercept point (IIP3) [7]. 
2.1.3.1 The 1-dB Compression Point 
            The input 1-dB compression point is normally defined as the amplitude of the input 
signal at which the power gain drops 1dB below its ideal curve as shown in Figure 2-2. 
Input signals beyond this point experience  clipping at the output of the circuit. 
 
 
 
Figure 2-2: Illustration of P1dB and IP3 [7] 
 
 
2.1.3.2 The 3rd Order Intercept Point 
            Another case that can cause signal distortion is the mixing(multiplication) of the 
input signal with it’s harmonics, resulting from the nonlinear nature of the system. This 
mixing(multiplication)  produces output terms known as inter-modulation products 
(IMP). Given a non-linear system as shown in Figure 2-3, when a transient signal 𝑥(𝑡)  
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is applied at the input, there is a resultant output signal given by: 
𝑦(𝑡) =  𝛼0 +  𝛼1𝑥(𝑡) +  𝛼2𝑥
2(𝑡) +  𝛼3𝑥
3(𝑡)                         2 − 4  
Where 𝛼0 represents the DC component, 𝛼1 represents the small signal gain of the sytem 
and 𝛼2 and 𝛼3 represent the co-efficients of the higher order terms. 
 
 
     
Figure 2-3: Intermodulation in a non-linear system[7] 
 
 
            Assuming that two signals with different frequencies are  applied to the non-linear 
system (Fig. 2-3), the output exhibits some unwanted components that are not harmonics 
of the input frequencies. The frequencies of these unwanted components may be very close 
to that of the desired signals and hence cause signal distortion. Assume that the input signal 
is 𝑥(𝑡) =  𝐴1𝑐𝑜𝑠ѡ1𝑡 +  𝐴2𝑐𝑜𝑠ѡ2𝑡, then the output through the system will be : 
              𝑦(𝑡) = ∝1 (𝐴1𝑐𝑜𝑠ѡ1𝑡 + 𝐴2𝑐𝑜𝑠ѡ2𝑡) + ∝2 (𝐴1𝑐𝑜𝑠ѡ1𝑡 + 𝐴2𝑐𝑜𝑠ѡ2𝑡)
2       2 − 5                         
+  ∝3 (𝐴1𝑐𝑜𝑠ѡ1𝑡 +   𝐴2𝑐𝑜𝑠ѡ2𝑡)
3 
Expanding the right side and discarding dc terms and harmonics, we obtain the 
following intermodulation products: 
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  ѡ =  ѡ1  ± ѡ2 ∶ ∝1 𝐴1𝐴2 cos(ѡ1 +  ѡ2) 𝑡 +  ∝2 𝐴1𝐴2 cos(ѡ1 − ѡ2) 𝑡         2 − 6              
       = 2ѡ1  ±   ѡ2  ∶       
3∝3𝐴1
2𝐴2
4
cos(2ѡ1 +  ѡ2) 𝑡 +  
3∝3𝐴1
2𝐴2
4
cos(2ѡ1 −  ѡ2) 𝑡     2 − 7           
= 2ѡ2  ±  ѡ1 ∶  
3 ∝3 𝐴2
2𝐴1
4
cos(2ѡ2 + ѡ1) 𝑡 +  
3 ∝3 𝐴2
2𝐴1
4
cos(2ѡ2 − ѡ1) 𝑡      2 − 8 
and these fundamental components: 
ѡ =  ѡ1ѡ2 : (∝1 𝐴1 + 
3
4
∝3 𝐴1
2𝐴2) 𝑐𝑜𝑠ѡ1𝑡 +                                    2 − 9   
                                   (∝1 𝐴2 + 
3
4
∝3 𝐴2
3 +       
3
2
∝3 𝐴2
2𝐴1) cos ѡ2𝑡                            
As illustrated in Figure 2-3, if the difference between ѡ1 and ѡ2 is small, the third-order 
IM products at 2ѡ1   ±   ѡ2  and 2ѡ2   ±   ѡ1  appear in the vicinity of ѡ1 and ѡ2, thus 
revealing nonlinearities. 
 
 
 
Figure 2-4: Corruption of a signal due to intermodulation between two interferers[7] 
 
 
            Intermodulation is a troublesome phenomenon in RF system. As shown in Figure 
2-4 , if a small amplitude signal in the presence of two strong interferers experiences third- 
order non-linearity, then one of the IM products falls in the band of interest, corrupting 
the desired component. The “third intercept point” (IP3) is used to characterize the 
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corruption of signals due to third-order intermodulation of two nearby interferers. It is 
measured by a two-tone test where 𝐴1 =  𝐴2 = 𝐴.  The input signal level, where the power 
of the third-order IM product equals to that of the fundamental is defined as “two-tone 
input-referred third-order intercept point” (IIP3). And the corresponding output level is 
called the “output third-order intercept point” (OIP3). IIP3 [7] can be calculated as: 
                                        𝐼𝐼𝑃3 = 20𝑙𝑜𝑔10√
4
3
|
∝1
∝3
|                                                           2 − 10 
IIP3 [7] can be given by  
                 𝐼𝐼𝑃3 >  
3𝑃𝑖𝑛𝑡 − 𝑃𝑠𝑖𝑔 +   𝑆𝑁𝑅𝑚𝑖𝑛 + 𝑚𝑎𝑟𝑔𝑖𝑛𝑠
2
                                             2 − 11 
where Pint is the power of two interferers and Psig  is the power of the desired signal. 
For a cascade of N-stage network, the  IIP3 of the system, IIP3tot , can be expressed as [7]: 
             
1
𝐼𝐼𝑃3𝑡𝑜𝑡
=  
1
𝐼𝐼𝑃31
 +  
𝐴1
𝐼𝐼𝑃32
+ 
𝐴1𝐴2
𝐼𝐼𝑃33
+ ⋯ +  
𝐴1𝐴2 … 𝐴𝑁−1
𝐼𝐼𝑃3𝑁
                         2 − 12 
where IIP3i  and Ai (i=1,2,…N) are the IIP3 and the available power gain of the ith stage 
network respectively. Equation 2-12 suggests that, for the IIP33  calculation, the last stage 
contributes the most to the distortion of the system. Thus it is important to end the system 
with a high linearity block. 
2.1.4 Dynamic Range 
            Dynamic range (DR) generally describes the absolute minimum and absolute 
maximum input signal amplitude that can be tolerated by a system. The LNA should 
possess large dynamic range (DR) to ensure that it remains linear when receiving weak 
signals in the presence of strong interferers. The minimum detectable signal that can be 
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tolerated is referred to the sensitivity. The upper limit is the maximum input power that 
the circuit can handle without entering into saturation. 
2.1.5 Impedance Matching 
            An essential concept in RF circuits is impedance matching. Input matching is 
required to deliver maximum power from the antenna to the LNA. The antenna 
characteristic impedance is normally 50 Ohms hence similar impedance is required at the 
input port of the LNA for maximum power transfer. It is necessary to introduce the concept 
of the voltage standing wave ratio(VSWR) in order to quantify the extent of impedance 
matching: 
                                             𝑉𝑆𝑊𝑅 =  
1 + |Γ|
1 − |Γ|
                                                                   2 − 13 
where Γ is the reflection coefficient defined as :  
                                               𝛤 =  |
𝑍 − 𝑍𝑂
𝑍 + 𝑍𝑂
|                                                                       2 − 14 
Z is the actual input impedance whiles 𝑍𝑂 is the characteristic impedance of the source, 
usually given as 50Ω. Γ is usually in the range of 0≤ Γ ≤ 1 from perfect matching 
condition(𝑍 = 𝑍𝑂) to short circuit(𝑍𝑂 = 0) or open circuit(𝑍𝑂 = 𝑖𝑛𝑓𝑖𝑛𝑖𝑡𝑦) conditions. 
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Figure 2-5: Different Input matching topologies (a) resistive termination (b)1/𝑔𝑚 termination 
(c)shunt feedback (d) inductive degeneration [7] 
 
 
            Several input matching schemes required to generate 50Ω impedance at the input 
port of the LNA exist as shown in Figure 2-5. The simplest scheme to achieve matching 
over wide frequency range is the use of the resistive termination illustrated in Figure 2-
5(a). This scheme however suffers from a relatively high NF due to the thermal noise of 
the resistive termination. Another approach to input matching the use of the source of a 
MOS transistor as the input termination, as illustrated in Figure 2-5 (b). This is used 
normally in common-gate LNA architectures. In this case, the impedance looking into the 
source terminal of active device is 1 𝑔𝑚⁄  . To ensure input matching, it is necessary to 
provide proper device baising and sizing to make sure 1 𝑔𝑚⁄ = 50. This scheme still 
suffers from the high NF issue. Shunt feedback[7] (Fig. 2-5 (c)) is another method for 
achieving input matching. This type employs negative feedback to generate the 50Ω 
impedance at the input port.  
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            The thermal noise of the feedback resistor impacts on the NF of the amplifier. To 
annul the impact of real resistors on the NF of LNAs, a widely used approach known as 
inductively degenerated LNA(Fig. 2-5 (d)) scheme is employed.  Considering the Figure 
2-6 which shows the small signal model of an inductively degenerated LNA, the KVL at 
the input port is obtained as : 
                         𝑉𝑖𝑛(ѡ) =  𝑖𝑖𝑛(ѡ) (𝑗(𝐿𝑔 +  𝐿𝑆)ѡ −
𝑗
𝐶𝑔𝑠ѡ
) +  𝑔𝑚𝑣𝑔𝑠(𝑗𝐿𝑆ѡ)        2 − 15 
 
 
 
Figure 2-6: Small signal model of inductively degenerated LNA[7] 
 
 
 
Which yields       𝑍𝑖𝑛(ѡ) =  
𝑉𝑖𝑛(ѡ)
𝑖𝑖𝑛(ѡ)
  =  
1
𝑗𝐶𝑔𝑠ѡ
+ 𝑗(𝐿𝑆 +  𝐿𝑔)ѡ +  ѡ𝑡𝐿𝑆                        2 − 16 
where ѡ𝑡 =  𝑔𝑚 𝐶𝑔𝑠⁄  is the transit frequency of the input transistor. The last term is a real 
impedance with no explicit resistor. Thus the thermal noise due to a resistor is avoided. A 
very small value of source inductance is needed to satisfy the input matching, i.e. ѡ𝑡𝐿𝑆 =
50Ω and this can be realized using bond-wires. It can be observed from equation 2-16 that, 
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the impedance matching is only obtainable at a single frequency, the resonant frequency 
of the series inductor and gate-source capacitance: 
                                            ѡ𝑂 =  
1
√(𝐿𝑔 +  𝐿𝑆)𝐶𝑔𝑠
                                                  2 − 17 
This architecture finds many applications in the industry due to the superior performance 
in terms of noise . 
2.1.6 S-Parameters 
            Scattering parameters (S-parameters) can be used to quantify the degree of 
input/output impedance matching. S-parameters is normally applied in radio frequency 
and microwave design to describe the behavior of a linear system in terms of the reflected 
and transmitted voltage with reference to an input voltage. Figure 2-7 shows a two-port 
network, where a1 and a2 are the incident waves; b1 and b2 are reflected waves[9]. Their 
relation is expressed as: 
                  [
𝑏1
𝑏2
] = [
𝑆11 𝑆12
𝑆21 𝑆22
] [
𝑎1
𝑎2
] = [𝑆] [
𝑎1
𝑎2
]                                         2 − 18 
The matrix [S] is called scattering matrix, where S11 is the input reflection coefficient, S12 
is the reverse transmission coefficient, S21 is the forward transmission coefficient, and S22 
is the output reflection coefficient. They can be measured according to Figure 2-8 and 
equations (2-19a)-(2-19d): 
𝑆11 =
𝑏1
𝑎1
|𝑎2=0 = input reflection coefficient with matched output port         2 − 19a 
𝑆12 =
𝑏1
𝑎2
|𝑎1=0 = reverse transmission coefficient with matched input port   2 − 19𝑏 
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𝑆21 =  
𝑏2
𝑎1
|𝑎2=0 =forward transmission coefficient with matched output port       2 – 19 c  
𝑆22 =  
𝑏2
𝑎2
|𝑎1=0  = output reflection coefficient with matched input port                2 – 19 d 
 
 
Figure 2-7: Two-port network [9] 
 
 
 
 
Figure 2-8: Measurement of s-parameters using (a) matched output port, (b) matched input 
port [9] 
 
 
 
For the amplifier design, S11 and S22 denote how well the input and output impedances are 
matched to the reference impedance respectively. S21 measures the amplification gain of 
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the amplifier. S12  represents the isolation between output and input ports. S-parameters 
can be converted to Y or Z-parameters or other network representations. Detailed formula 
can be found in most microwave textbooks [9],[7],[10]. 
2.1.7 Stability 
            Stability is another key factor in LNA design. Stability of an LNA measures the 
tendency of the amplifier to oscillate. A properly designed LNA is the one which remains 
stable for all source and load impedances at all frequencies. If the LNA oscillates at any 
other frequency than the frequency of interest, it becomes highly nonlinear and it’s gain is 
very heavily compressed [7]. A parameter used to characterize the stability of circuits is 
the “Stern stability factor” defined as  
                                     𝐾 =  
1 + |𝛥|2 − |𝑆11|
2 − |𝑆22|
2
2|𝑆21||𝑆12|
                                                 2 − 20 
where = 𝑆11𝑆22 − 𝑆12𝑆21 . If 𝐾 > 1 and 𝛥˂1, then the circuit is unconditionally stable, 
i.e., it does not oscillate with any combination of source and load impedances. 
LNAs may become unstable due to ground and supply parasitic inductances resulting from 
the packaging. For example, if the gate terminal of a common-gate transitor sees a large 
series inductance, the circuit may suffer from substantial feedback from the output to the 
input and become unstable at some frequency[7]. 
2.2 LNA Design and Architecture 
            This section highlights basic LNA design schemes and factors to be considered in 
LNA design. LNA topologies with their pros and cons will also be covered in this section. 
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The section  concludes with literature review on various reconfigurable LNA architectures 
and then introducing the proposed reconfigurable LNA. 
2.2.1 LNA Design Factors 
              The front-end of a typical RF transceiver consists of a receiver and a transmitter. 
For the transmitter path, the only existent signal is the desired RF signal. This makes the 
design of the transmit path simpler compared to the receive path because issues such as 
noise, interference rejection and selectivity can be relaxed. However, for the receiver, the 
desired RF signal is weak and surrounded by noise and interferers. Hence, the design of 
the receiving path involves many issues and trade-offs. LNA is the first active block in the 
receiving chain and it’s NF and gain play an important role in the overall performance of 
the receiver. In reality, the incoming RF signals are considerably small, which leads to a 
small SNR. Any additional noise will further degrade the overall SNR and hence the 
receiver performance. Because LNA is the first gain stage along the receiver chain, its NF 
needs to be very small enough to keep the overall system’s NF low. Low NF of the LNA 
can be achieved with noise matching techniques, proper transistor sizing and biasing and 
selection of a proper LNA topology [7]. In addition, the gain of the LNA needs to be high 
enough to mask the noise contribution from the subsequent mixer and other stages, but 
not too high to degrade the overall system’s linearity. This elaborates on the trade-off 
between LNAs gain and linearity.Impedance matching is another factor to be considered 
in designing LNAs. It is required to enhance maximum power transfer to the LNA from 
the preceding block(i.e. antenna or filter) . The LNA must be impedance matched to the 
output impdenace of the preceding filter and should be able to drive the input of the block 
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at it’s output(i.e normally the mixer). In the case of the SDR, the LNA would be required 
to have sufficient output  power  to drive the input of the ADC. Matching is generally not 
required at the output of the LNA for integrated receivers as the blocks following the LNA 
are integrated together with the LNA on the same chip. Hence the distance between the 
devices relative to the wavelength of the RF signal on the chip is insignificant. Another 
factor to be considered is the chip size. The LNA is required to provide input matching 
with minimum discrete componenets. A fully-integrated LNA is the best option. Finally, 
power consumption is a concern, especially for portable devices. In summary, the 
important features in the design of an LNA in recent receiver architecture are: NF, gain, 
input impedance matching, power consumption, reverse isolation, chip size and 
linearity[7]. 
2.2.2 Performance Trade-offs in LNA design 
            Different applications require different requirement for LNA performance. Hence, 
it is important to understand the trade-offs involved in LNA design. The three important 
trade-offs are gain vs. power efficiency, linearity vs. drain-source dc current and LNA’s 
gain vs. receiver’s dynamic range. 
2.2.2.1 Gain vs Power Efficiency 
            An amplifier’s gain is proportional to the transconductance, 𝑔𝑚, of its input 
transistor. High 𝑔𝑚 is desirable for high gain. Using the standard saturation region dc 
current equations for long channel devices, we can approximate: 
                                                   𝐼𝐷𝑆 =  
1
2
𝐾
𝑊
𝐿
(𝑉𝐺𝑆 − 𝑉𝑡)
2                                                   2 − 21 
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                                                    𝑔𝑚 =  √𝐾
𝑊
𝐿
𝐼𝐷𝑆                                                                 2 − 22 
                                                   
𝑔𝑚
𝐼𝐷𝑆
=  
2
(𝑉𝐺𝑆 − 𝑉𝑡)
                                                                2 − 23 
Where K is a technology dependent constant, W and L are the width and length of the 
transistor, IDS is the drain-source dc current, VGS is the gate-source voltage and Vt  is the 
threshold voltage. From equations (2-21) and (2-23), we notice that IDS is directly 
proportional to (𝑉𝐺𝑆 − 𝑉𝑡)
2, while 𝑔𝑚 𝐼𝐷𝑆⁄  is inversely proportional to (𝑉𝐺𝑆 − 𝑉𝑡). 
Figure 2-9 shows the IDS and gm/IDS ratio vs. VGS for IBM 0.18um CMOS technology. 
 
 
 
(a) 
 
 
(b) 
 
Figure 2-9: (a) Variation of Id with vgs in IBM 0.18um CMOS (b) variation of gm/Id with vgs in 
IBM 0.18um CMOS technology 
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            The analysis and simulation results (Fig. 2-9) clearly demonstatre the trade-off between 
gain and power efficiency. High gain but low power efficiency is achieved at high VGS  while high 
power efficiency but low gain is achieved at low VGS . 
2.2.2.2 Linearity vs Current 
            Assume the main nonlinearity of a MOS transistor arises from transconductance 
nonlinearity [7].The IIP3 of an LNA can be calculated as: 
                                                               𝐼𝐼𝑃3 = 20 𝑙𝑜𝑔10√
4
3
|
𝑔1
𝑔3
|                                      2 − 24 
where g1 and g3 are the 1
st and 3rd order coefficient of the input transistor obtained by 
taking the derivative of the drain-source dc current IDS with respect to the gate-to-source 
voltage VGS at the dc bias point: 
                                                   𝑔1 =  
𝜕𝐼𝐷𝑆
𝜕𝑉𝐺𝑆
 , 𝑔3 =  
1
3!
𝜕3𝐼𝐷𝑆
𝜕3𝑉𝐺𝑆
3                                    2 − 25 
W fixed the input transistor’s drain source voltage VDS and swept the gate source voltage 
VGS. The first three derivatives of the drain source current IDS with respect to VGS are plotted 
in Figure 2-10. For high IIP3, it is desired to bias the transistor near the spot where g3 = 
0. Outside the high linear region, the linearity improves as Vgs or Ids increases. This 
highlights the trade-off between linearity and current . High linearity means high current 
consumption and vice versa. It is hence the task of the circuit designer to choose a bias 
point such that high IIP3 is achieved while using as little power as possible. 
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(a) 
 
 
(c)  
 
 
(b) 
 
 
(d) 
Figure 2-10: (a) Id versus vgs for IBM 0.18um NFET (b) g1 versus vgs for IBM 0.18um NFET 
(c) g2 versus vgs for IBM 0.18um NFET (d) g3 versus vgs for IBM 0.18um NFET 
 
 
2.2.2.3 LNA’s Gain vs Receiver’s Dynamic Range 
            The trade-off between LNA gain and receiver dynamic range can be explained 
using these two equations: 
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                        𝐹𝑡𝑜𝑡 =  𝐹1 +
𝐹2 − 1
𝐴𝑝1
 +  
𝐹3 − 1
𝐴𝑝1𝐴𝑝2
+ ⋯ + 
𝐹𝑁 − 1
𝐴𝑝1𝐴𝑝2 … 𝐴𝑝(𝑁−1)
                 2 − 26  
                     
1
𝐼𝐼𝑃3𝑡𝑜𝑡
=  
1
𝐼𝐼𝑃31
+  
𝐺1
𝐼𝐼𝑃32
+
𝐺1𝐺2
𝐼𝐼𝑃33
+ ⋯ +
𝐺1𝐺2 … 𝐺𝑁−1
𝐼𝐼𝑃3𝑁
                       2 − 27 
As shown in equation (2-26), high LNA gain is required so that the noise added by 
elements in the receiver lineup following the LNA are minimized. However, equation (2-
27) shows that the receiver’s linearity decreases as LNA’s gain increases.   
2.3 LNA Topologies 
            From the previous section, it is known that input impedance matching to 50 Ω is 
one of the common goals in LNA design. Input matching architectures in LNAs can be 
classified into four types:  CS with resistive termination, CG, CS with shunt feedback and 
CS with inductive source degeneration. Each of these architectures can be implemented 
in single-ended or differential form. 
2.3.1 Common-Source Stage with Source Inductive Degeneration LNA 
            Figure 2-11 shows the architecture which employs source inductive degeneration 
to generate a real term in the input impedance. The input impedance [7] is : 
                                 𝑍𝑖𝑛 ≈ 𝑗 (ѡ𝐿𝑔 +  ѡ𝐿𝑆 −  
1
ѡ𝐶𝑔𝑠
) +  
𝑔𝑚𝐿𝑆
𝐶𝑔𝑠
                                   2 − 28 
The input impedance has a resistive term 𝑔𝑚𝐿𝑆/𝐶𝑔𝑠, which is directly proportional to the 
inductance value. Whatever value this resistive term is, it does not generate thermal noise 
like an ordinary resistor does, because a pure reactance is noiseless [7]. 
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Figure 2-11: Common-source input stage with source inductive degeneration[7] 
 
 
Therefore, this structure can be exploited to provide the specified input impedance without 
degrading the noise performance of the amplifier. To get the 50 Ω input impedance, let 
the real part 𝑔𝑚𝐿𝑆/𝐶𝑔𝑠, of equation (2-28) equal to 50 Ω and the imaginary part [ [ѡ𝐿𝑔 +
 ѡ𝐿𝑆 − 1/(ѡ𝐶𝑔𝑠)] be zero at the frequency of interest. The resonance frequency is 
therefore :  
                                               ѡ𝑂 =  
1
√(𝐿𝑔 +  𝐿𝑆)𝐶𝑔𝑠
                                                    2 − 29 
The noise factor can be simplified as [7] : 
                                                       𝐹 = 1 + 2.4
𝛾
𝛼
ѡ𝑂
ѡ𝑇
                                                     2 − 30 
Where ѡ𝑇 =  𝑔𝑚/𝐶𝑔𝑠 is the unity current gain frequency.  
2.3.1 Common-Source Stage with Resistive Termination LNA 
            This technique uses resistive termination in the input port to provide 50 Ω input 
impedance. As indicated in Figure 2-12, a 50 Ω resistor, R1, is placed in parallel with the  
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input, to realize input matching for the LNA. However, this termination generates noise. 
 
 
Figure 2-12: Common-source with resistive termination[7] 
 
 
The noise factor[7] of the circuit can be found as: 
                                𝐹 =  
4(𝑅𝑠//𝑅1)
𝑅𝑠
+  
4𝛾
𝛼𝑔𝑚𝑅𝑠
= 2 + 4
𝛾
𝛼
1
𝑔𝑚𝑅𝑠
                                 2 − 31 
Where 𝑔𝑚 is the transconductance of the input device, and α is the ratio of 𝑔𝑚  to the zero 
𝑉𝐷𝑆 channel conductance. The NF ( 10𝑙𝑜𝑔10𝐹 ) of this structure is very high. The NF 
degradation is due to two reasons. First, the added resistor 𝑅1 contributes as much noise 
as the source resistor 𝑅𝑠 does. It results in a factor of 2 in the first term of equation (2-31). 
Secondly, the input is attenuated, leading to a factor of 4 in the second term of equation 
(2-31) [7]. The poor NF makes this architecture unattractive for applications where a low 
noise as well as good input matching is desired. 
2.3.2 Common-Gate LNA 
            Figure 2-13 shows the simplified CGLNA. The CGLNA is noted for wideband  
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appplications [7] . The input impedance and voltage gain of a CGLNA are : 
                                                                        𝑍𝑖𝑛 =  
1
𝑔𝑚
                                                      2 − 32 
                                                                       𝐴 =  𝑔𝑚𝑅𝐿                                                        2 − 33 
 
 
Figure 2-13: Common gate LNA[7] 
 
 
To realize the input matching, its 𝑔𝑚 value is fixed at 1 𝑅𝑆⁄ . As a result, only the load 
impedance 𝑅𝐿 remains as a design variable. Moreover, due to the input matching 
constraint, the transconductance of the input transistor cannot be arbitrarily high, thus 
imposing a lower bound on the noise factot. Through derivation, the total noise factor [7]  
of the CGLNA can be simplified as : 
                                                    𝐹 = 1 +  
𝛾
𝛼
1
𝑔𝑚𝑅𝑆
                                                               2 − 34  
When the input is matched, noise factor simply becomes 1 +  𝛾 𝛼⁄  . This noise factor is 
quite reasonable and acceptable. However, it is important to note that other noise sources 
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such as gate induced noise and substrate noise can degrade the performance substantially. 
Furthermore, the load as well as the biasing circuits can generate additional noise.  
2.3.3 Common-Source Stage with Shunt Feedback LNA 
            Figure 2-14 illustrates another topology, which uses the resistive shunt feedback 
to set the 50 Ω input impedance of the LNA. 
 
 
 
Figure 2-14: Common-source input stage with shunt feedback[7] 
 
 
The input impedance [7] can be expressed as: 
                                                               𝑍𝑖𝑛 =  𝑅𝑓𝑏 (1 +  |𝐴𝑉|)⁄                                        2 − 35 
Where 𝑅𝑓𝑏 is the feedback resistor and 𝐴𝑉 is the corresponding voltage gain which equals 
to [1 −   𝑔𝑚(𝑅𝐿//𝑅𝑓𝑏)]. The noise factor[7] for this configuration can be expressed as 
follows: 
                𝐹 = 1 +  (
𝐺𝑆 +  𝐺𝑓𝑏
𝑔𝑚 −  𝐺𝑓𝑏
)
2
𝑅𝑆(𝐺𝐿 +  𝛾𝑔𝑑0) + (
𝐺𝑆 +  𝑔𝑚
𝑔𝑚 − 𝐺𝑓𝑏
)
2
𝑅𝑆𝐺𝑓𝑏        2 − 36 
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Where 𝑔𝑑0 is the zero 𝑉𝐷𝑆 channel conductance, 𝐺𝑆 , 𝐺𝑓𝑏 and 𝐺𝐿 is the conductance of the 
resistors 𝑅𝑠, 𝑅𝑓𝑏 and 𝑅𝐿 respectively. This topology is commonly used for wideband 
applications. Compared to the conventional CGLNA, it normally can achieve lower NF.  
However, it still has several disadvantages. First, the input impedance 𝑍𝑖𝑛   depends on 
𝑅𝑓𝑏 and 𝐴𝑉. Therefore, it is sensitive to process variation. Second, the feedback signal 
may contain susbstantial noise, thus raising the NF to an unacceptable level. Finally, the 
total phase shift around the loop may create instability for certain source and load 
impedances.  
2.3.4 Tuning Techniques of LNA’s Load 
            The tuning techniques applied to the load at the device output also affects the 
performance of the LNA besides the input matching network. Three types of tuning loads 
commonly used are : resistive load, passive LC load and active inductor and passive 
capacitor load. As shown in Figure 2-15, an ordinary resistor 𝑅𝐿 is used as the LNA output 
load. Sometimes, a resistor 𝑅𝐿 is replaced by a MOS transistor operating in linear region. 
This method produces wideband frequency response and can implemented easily. 
However, it is not suitable for low noise applications, because the resistor generates 
thermal noise. Morever, the use of resistive load will reduce the voltage headroom across 
the transistor significantly. This will result in poor linearity performance if low supply 
voltage is required.  
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Figure 2-15: LNA with resistive load[7] 
 
 
            Figure 2-16 shows another type of load. It is the most widely used type in LNA 
design . It is used extensively in communication circuits to provide selective amplification 
of wanted signals and to filter out unwanted signals to some extent. The RLC network has 
an admittance of: 
                                           𝑌 = 𝑗 (ѡ𝐶𝐿 −  
1
ѡ𝐿𝐿
) +
1
𝑅𝑝
                                                   2 − 37 
where 𝐶𝐿 equals to the total parasitic capacitances at the drain terminal of 𝑀1 plus the 
capacitance of next stage, 𝑅𝑝 is the equivalent parallel resistance of 𝐿𝐿.  When the inductor  
𝐿𝐿 and capacitor 𝐶𝐿 are designed to resonate at a selected frequency, the impedance is  
purely real and at its maximum. The higher the quality factor of 𝐿𝐿 is, the larger 𝑅𝑝 is, and 
the higher the voltage gain is. This type of tuning load is very suitable for narrow-band 
applications. It allows LNAs to achieve substantial gain at relatively high frequencies with 
low power consumption.  
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Figure 2-16: LNA with passive LC tuning range[7] 
 
 
 
            In practice, the silicon-based on-chip spiral inductor does not have a large quality 
factor Q. Hence, 𝑅𝑝 is not very high. 𝑅𝑝 is normally less than 1 kΩ for most of the cases. 
There are several ways to increase 𝑅𝑝. One way is to use high-Q off-chip inductors by 
sacrificing the market demands for highly-integrated products. Another way is through 
process modification to obtain a higher inductor Q. For example, a higher 𝑄 can be 
achieved by removing the inductor’s underlying silicon substrate or by using a thick top 
metal [7]. The third way is to use the Q-enhanced technique [7], as illustrated in Figure 2-
17. 
 
 
Figure 2-17: Q-enhancement technique 
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            The basic principle of the Q-enhancement technique is to add a negative 
conductance to the LC resonator so that the resistive loss of the inductor can be 
compensated. Without the negative resistance −𝑅𝑛, 𝑄 can be expressed as 𝑄 =
( √𝐶𝐿 𝐿𝐿⁄ )𝑅𝑝 [11] . The above equation indicates that Q is drastically reduced because of 
the ohmic loss in the inductor. To reduce the effect of 𝑅𝑝 on the 𝑄, a negative resistance 
−𝑅𝑛 is employed to compensate the loss in the inductor. Thus the 𝑄 of the tuned circuit 
increases to 𝑄 = (√𝐶𝐿 𝐿)⁄ 𝑅𝑃𝑅𝑛/(𝑅𝑛 −  𝑅𝑝). With this method, the achieved Q can be 20 
or even higher.  
            Due to the limitation of spiral inductors, for example, large chip area or parasitic 
capacitance and resistance loss, active inductors that can be implemented with a 
reasonable physical size offer a good alternative compared to its passive equivalent [12]. 
Traditional active inductors are typically implemented by using high gain operational 
amplifiers with negative feedback, and are unsuitable for operating frequencies up to  
gigahertz. Another type of active inductor is implemented by exploiting the parasitic 
capacitance of the transistors to generate the required poles and zeros[13] as shown in 
Figure 2-18. 
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Figure 2-18: Active inductor 
2.4 Multiband LNA Architecture Review 
The basic LNA topologies have been discussed in the previous sections. This 
section highlights the generic schemes of implementing multiband LNAs. There are 
basically four major approaches regarding multistandard LNAs. These are parallel 
narrow-band LNAs, wideband LNAs, concurrent LNAs and narrow-band frequency 
reconfigurable LNAs [3]. 
2.4.1 Parallel LNAs 
To implement multistandard LNA, the simplest approach would be having a 
specific signal path for each frequency band of interest. The most straightforward way to 
implement the LNA for a multi-band receiver would be to have a dedicated signal path for 
each frequency band of interest. This is a common scheme in single-chip dual-band radios 
[14],[15]. One of the paths is selected based on the band of interest. This approach requires 
a large chip area to accommodate multiple standards. 
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2.4.2 Wideband LNAs 
            Another approach to multistandard LNAs is the use of a wideband LNA 
[16],[17],[18]. The wideband LNAs have continuous multiple pass band allowing signals 
at broad range of frequencies. These LNAs normally have resistive loads to provide 
wideband response. This approach has the disadvantage of amplifying blockers at different 
frequencies together with the desired RF signal. These amplified interferers can 
desensitize the receiver.  
2.4.3 Concurrent LNAs 
            Multistandard LNAs can be achieved by using concurrent multi-band LNAs [19], 
[20],[21]. These LNAs have multiple pass bands separated by notches. Thus, only signals 
from select bands are allowed to pass through rather than a wide and continuous range of 
frequencies as in wideband LNAs. Still, a spur in one pass-band can corrupt signals in 
another band. In order to eliminate the effects of such spurs, radio architectures typically 
require that the LNA has high linearity [22].  However, the major drawback of concurrent 
LNAs can be understood by looking at the reported implementations. These LNAs have 
concurrent multi-band filters at the input and the output. The complexity of these filters 
increases with the number of the pass-bands. It means that the number of passives and 
thus the LNAs size increases with the number of pass-bands thus increasing the chip size. 
Additionally, in order to get an admissible quality-factor(Q) for the filters, sometimes high 
Q off-chip passives have to be used which further increases the cost and eliminates the 
possibility of monolithic integration. Moreover, concurrent LNAs might not be suitable 
for use in SDRs, where the radio should be capable of operating at any frequency over a 
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wide continuous spectrum. Hence, a narrow-band LNA whose center frequency can be 
dynamically changed without increasing the number of area expensive passives, would be 
even better than a concurrent multi-band LNA. This way, there won’t be the problem of 
out-of-band spurs desensitizing the receiver while retaining the capability to cover a wide 
and continuous frequency range. 
2.4.4 Narrow-band Reconfigurable LNAs 
            A frequency reconfigurable narrow-band LNA has characteristics of tuned 
amplifier but its frequency of operation can be dynamically changed by altering the 
characteristics of one of its components. The narrow-band reconfigurable LNA can be 
realized with the tunable multitap inductor [23] or switched inductors [24] or switched 
capacitors [25] or using feedback [26].  
2.5 Reconfigurable LNA Literature Review 
            The previous section highlighted the various LNA topologies for multistandard 
systems. This section discusses some previous works on reconfigurable LNA topologies 
using shunt-feedback method and other approaches to achieve reconfigurability. The 
various works have been grouped into two depending on whether the results presented are 
based on simulation or measurement; (a) to (f)  have results based on simulation, (g) to (k) 
have been fabricated and have measurement results. 
a) Low power and high linear reconfigurable CMOS LNA for multi-standard wireless 
applications [27] 
            This work describes an LNA with inductively degenerated common source gain 
stage (Fig. 2-19). The frequency reconfigurability is achieved by adding a series of MOS-
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varactors and capacitors to both input and output of the LNA.. Continuosly tuning the 
voltage applied to the varactors adjusts the capacitance values at the input and output in 
order to shift from one frequency to another. This work also employs a post-linearization 
technique to improve linearity. This design is implemented in 0.18um CMOS technology 
and achieves a power gain of 21-23.5dB, a noise figure of 2.45-2.7dB, an IIP3 of -3 
to1.45dBm and an S11 less than -12dB for frequency variation 1.9-2.4 GHz. The total 
power consumption is 10.9mW at a supply of 1.8V.  The drawback of this topology comes 
from the poor quality factor  associated with MOS varactors[7] which brings about 
tradeoff between power consumption and gain. This is because, to compensate for loss of 
gain due to lower quality factor of the LC tank, the current has to be increased. The other 
drawback is that it covers a narrow tuning range.  
 
 
 
Figure 2-19: Schematic of reconfigurable LNA[27] 
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b) A compact dualband LNA using self-matched capacitor [28] 
            This work describes an LNA with self-matched capacitor for simultaneous input 
and noise matching (Fig. 2-20). The self-matched capacitor is obtained by changing the 
position of conventional extra capacitor such that the capacitor and the gate inductor are 
now in parallel [28].  Switched inductor and switched capacitor are used for frequency 
selection. High frequency mode is selected by turning on the matching transistor(MS) and 
vice versa. The LNA is designed  in 0.18 um CMOS process for 2.4 GHz and 5 GHz 
bands. The LNA achieves a gain of 15dB/15dB, a noise figure of 2.3dB/2.4dB, an IIP3 of 
-3dBm/-6.7dBm, an S11 of -30dB/-20dB and power consumption of 9mW/5.04mW for 
frequencies 2.4GHz/5GHz. This work used a supply of 1.2V and covers an area of 
0.49mm2.  
 
 
 
Figure 2-20: Self-matched capacitor LNA[28] 
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c) A triple-mode LNA enhanced by dual feedback loops for multistandard receivers 
[29] 
            This work describes a reconfigurable LNA area-optimized for DCS1800, UMTS 
and IEEE 802.11 b/g standards (Fig. 2-21). Single-stage common gate LNA architecture 
is used in this design. This work employs two feedback loops; one loop makes use of the 
gain-boosted gm technique[30] to improve the NF by increasing the gm without increasing 
the LNA bias current and the other loop employs a voltage-voltage capacitive feedback 
technique to achieve input impedance matching by adjusting the capacitance, C2. This 
work was designed  in 0.18um CMOS technology achieves a gain of 9.8-10dB, NF of 2.0-
2.25dB, S11 of -18db to -17dB and an IIP3 of 15dBm for frequency range 1.8-2.45GHz. 
The total power consumption of this LNA is 15mW at a supply of 1.5V. The drawback of  
this LNA comes from the complexity in the use of the on-chip transformer.  
 
 
 
Figure 2-21: Common gate reconfigurable LNA[29] 
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d) A 0.18um CMOS reconfigurable multi-band multi-gain LNA [31] 
            This work describes an LNA made up of two stages. The first stage is a 
common gate amplifier. The second stage is a programmable frequency and gain 
selective amplifier (Fig. 2-22). The frequency selection is achieved by a multi-tapped 
inductor and a varactor at the load of the LNA. The gain selection is done by adding 
in parallel, transistors M2B and M2C by switching on or off, S5 and S6 respectively. 
The LNA  operates at 900MHz, 1.5GHz and 2.4GHz. It exhibits a voltage gain of 15-
20dB, NF of 1.9-4.5dB and approximately 30 mW power consumption with a 1.8 V 
power supply.  
 
 
 
Figure 2-22: Multi-band LNA[31] 
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e) Reconfigurable multiband multimode LNA for LTE/GSM, Wimax, and IEEE 
802.11 a/b/g/n [32]. 
            This work describes an LNA with an inductively-degenerated common 
source gain stage consisting of four parallel CS FETs for adjustable gain and 
multiple selectable loads for various resonant frequencies. Input matching is 
achieved with three switchable series gate-inductors, which are in addition to the 
RF input bondwire (Fig. 2-23). This approach selects the inductance value by 
bypassing or not bypassing the three on-chip series gate inductors. This work is 
designed in 0.18um CMOS process and operates at 1.9GHz, 2.4GHz, 3.5GHz and 
5.2GHz bands. The LNA achieves gain of 13-17dB, NF of 1.5-3.1dB, IIP3 of -
17.5dBm and S11 of -14dB for the frequency range 1.9-5.2GHz. It consumes total  
power of 3-5.3mW at 1.5V supply for the same frequency range. It provides 
excellent input matching and good noise figure, however, the main disadvantage 
of this design is imposing large area requirements because of the number of 
inductors. 
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Figure 2-23: Reconfigurable multiband multimode LNA[32] 
 
 
f) A highly reconfigurable signle-ended LNA for software defined radio 
applications [33] 
            This work describes a reconfigurable LNA with variable gain, bandwidth and 
center frequency. This amplifier employs a variable-bias active shunt feedback input 
matching, a switchable capacitive load, Q-enhancement circuit and a noise cancelling 
output stage(Fig. 2-24). The active shunt feedback circuit provides input matching with 
very low noise and high linearity. The switchable capacitive load is used to provide  
frequency tuning by switching on or off capacitors in a capacitor bank. The Q-
enhancement circuit is a tunable negative resistance circuit that helps to boost the quality 
factor of the capacitor bank. The noise cancelling output stage consists of common-source 
transistor M13 and source follower M14. Noise current generated in M1's channel generates 
a noise voltage at the output of M2, and a lesser noise voltage at the input due to the 
feedback action of Zfb. Transistor M13 amplifies and inverts the input signal along with  
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this input noise voltage. The source of M14 follows the signal at the output of M2 along  
with the output noise voltage. Signal amplified by M13 and M14 is in phase at their outputs, 
whereas the noise is out-of-phase. These inverse noise voltages sum at the V out node and 
subtract one another, while the signal sums in phase. Therefore, the noise cancelling stage 
helps to improve gain and reduce the noise figure. The active shunt feedback input 
matching concept is also employed in this thesis work. This work was implemented in 
0.13um CMOS technology and operates from 2GHz to 5.7GHz. It achieves a gain of 13-
14.7dB, NF of 2.9-7dB, IIP3 of -21.5dBm ‒ -16.9dBm, S11 of -16dB ‒ -10dB and a power 
consumption of 7.2-12.6mW at a supply of 1.2V for the frequency range 2-5.7GHz.  
  
 
 
Figure 2-24: Single ended reconfigurable LNA[33] 
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g) A Dual-Band 2.45/6 GHz CMOS LNA utilizing a dual-resonant transformer-based 
matching network [34] 
            This work describes an LNA that uses a transformer-based matching network 
capable of simultaneously matching two different frequencies at the LNA input (Fig. 2-
25). The band switching is achieved by switching a capacitor at the load. The LNA is 
fabricated in 0.13um CMOS process and is capable of operating at 2.45 GHz and 6 GHz. 
It achieves a gain of 9.4dB/18.9dB, noise figure of 2.8dB/3.8dB, an IIP3 of -4.3dBm/-
5.6dBm, and S11 of -12.62dB/-21dB at frequencies 2.45GHz/6GHz. The total power 
consumption is 2.79mW at a supply of 1.2V. The total area of the chip is 0.61mm2. The 
drawback of this work comes from the large area  coverage and complexity of chip due to 
the use of the on-chip transformer at the input.   
 
 
 
Figure 2-25: LNA with transformer based input matching[34] 
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h) Analysis and design of a reconfigurable multimode LNA utilizing a multitap 
transformer [35] 
            This work explains a reconfigurable multimode LNA incorporating a switched 
multitap transformer into the input matching network of an inductively degenerated 
common source amplifier (Fig. 2-26). The input impedance is tuned by changing the 
coupling coefficient of the transformer by selectively short-circuiting different taps. The 
LNA operates at 2.8, 3.3 and 4.6 GHz frequencies. The LNA achieved a gain of 14.2-
16.1dB, an NF of 2.4-3.7dB, an IIP3 of -4dBm to -2dBm, S11 of -35.4dB to -18.6dB for 
the frequency range 2.8-4.6GHz. The LNA was fabricated in 0.13um CMOS technology 
and has a power dissipation of 6.4 mW from a 1.2-V supply. The chip occupies an area of 
0.73mm2. The drawback of this work comes from the complexity in the use of the on-chip 
transformer.  
 
 
 
Figure 2-26: Multi-tap LNA[35] 
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i) Compact inductorless CMOS low-noise amplifier for reconfigurable radio [36]
This work explains an LNA that features a current reuse shunt feedback 
amplifier for  input matching, low-noise figure and small area (Fig. 2-27). It also makes 
use of a tunable active LC resonator  for high gain and continuous tuning of bands. 
The LNA is designed and fabricated in 0.13um CMOS process and operates from 
1.8GHz to 2.4GHz. This work achieved  gain of 20.6-22.1dB, NF of 3.2-3.5dB, IIP3 
of -16dBm to -11.8dBm, S11 of -14dB for the frequency range 1.8-2.4GHz.  It 
consumes 9.6 mW from a 1.2V supply voltage. The chip occupies an area of 
0.052mm2.  
Figure 2-27: Active inductor LNA[36] 
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j) A CMOS LNA with reconfigurable input matching network [3] 
            This work describes an LNA with a tunable input matching network (Fig. 2-28). 
The tunable input matching network consists of an inductor with a gain-modulated 
inductance. The value of inductance is tuned by tuning the control voltage Vc, which in 
turn tunes the gain of the active common drain circuit. This LNA was implemented in 
0.13um CMOS technology and achieves tunable input matching from 1.9GHz to 2.4GHz. 
It achieved a gain of 10-14dB, NF of 3.2-3.7dB and an IIP3 of -6.7dBm for the frequency 
range 1.9GHz-2.4GHz. The total power consumption was 17mW at a supply of 1.2V. The 
chip occupies an area of 0.083mm2.  
 
 
 
Figure 2-28: LNA with reconfigurable input matching network[3] 
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k) A 2.4-5.4GHz wide tuning-range CMOS reconfigurable LNA[37] 
            This work explains an LNA that consists of two stages: a broadband input stage 
for a steady input matching and noise performance, and a reconfigurable band-selective 
stage which provides a wide range frequency tuning (Fig. 2-29). The broadband inout 
matching is achieved with a dual-reactive feedback technique and frequency tuning is 
conducted by a multitapped switching inductor and varactors. This design is implemented 
in 0.13um CMOS technology and achieves frequency tuning from 2.4GHz to 5.4GHz. It 
achieves a gain of 22-24dB, an NF of 2.2-3.1dB, IIP3 of -16‒ -21dBm and S11 of -30 ‒ -
14dB for the frequency range, 2.4-5.4GHz. The total power consumption is 4.6mW at a 
supply of 1V. The drawback of this work is that it requires the use of an on-chip 
transformer, which consumes a lot of space. 
 
 
 
Figure 2-29: Wide tuning-range CMOS reconfigurable LNA[37] 
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            Table 2-1 summarizes the performances of the above designs stating which results 
are based on simulation and which results are based on actual measurement.  
 
 
Table 2-1: Performance comparison 
 Technology Frequency Coverage 
(GHz) 
Tuning 
Method 
Gain 
(dB) 
NF 
(dB) 
IIP3 
(dBm) 
Power 
(mW) 
Results 
Type 
[27] CMOS 
0.18um 
1.9/2.1/2.4 discrete 21-23.5 2.45-2.7 -3 ‒1.45 10.9 simulation 
[28] CMOS 
0.18um 
2.4/5.2 discrete 15 2.3-2.4 -6.7 ‒ -3 5.04-9 simulation 
[29] CMOS 
0.18um 
1.8/2.1/2.4 discrete 10 2.0-2.2 15 15 simulation 
[31] CMOS 
0.18um 
0.9/1.5/2.4 discrete 15-20 1.9-4.5 N/A 30 simulation 
[32] CMOS 
0.18um 
1.9/2.4/3.5/5 discrete 13-17 1.5-3.1 -17.5 3-5.3 simulation 
[33] CMOS 
0.13um 
2-5.7 discrete 13-14.7 2.9-7 -21‒ -17 7.2-12.6 simulation 
[34] CMOS 
0.13um 
2.45/6 discrete 9.4-18.9 2.8-3.8 -4 ‒ -5.6 2.79 measurement 
[35] CMOS 
0.13um 
2.8/3.3/4.6 discrete 14.2-16.1 2.4-3.7 -4‒ -2 6.4 measurement 
[36] CMOS 
0.18um 
1.8-2.4 continuous 20.6-22.1 3.2-3.5 -16‒12 9.6 measurement 
[37] CMOS 
0.13um 
2.4/3.43/3.96/4.49/5.4 discrete 22-24 2.2-3.1 -16‒ -21 4.6 measurement 
[3] CMOS 
0.13um 
1.9-2.4 continuous 10-14 3.2-3.7 -6.7 17 measurement 
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3. MULTI-BAND RECONFIGURABLE LNA DESIGN 
This section covers the design process of the proposed LNA and also the simulation and 
measurement results. 
3.1 LNA Design Overview 
              In the previous section, a reconfigurable LNA that uses active shunt feedback 
topology for input matching and LC tank with switchable capacitor bank was 
discussed[33]. The drawback of this work is that switching several bands with the same 
capacitor bank reduces the quality factor of the tank each time a capacitor is switched on. 
This reduction in quality factor is compensated for by using the negative resistance circuit 
to boost the quality factor of the capacitor bank. However, ths negative resistance circuit 
is an active circuit that consumes extra current and also introduces noise at the output of 
the LNA in practice. To overcome these issues, an LNA with dual tanks along with active 
shunt feedback topology is designed in this work. As shown in Figure 3-1 , the LNA uses 
active shunt feedback topology for input matching. For band-switching, the LNA has dual  
LC tanks thus the upper frequency tank and the lower frequency tank. This LNA is 
designed for operation at 1.8 GHz, 2.4 GHz, 3.5 GHz and 5.2 GHz bands. The upper 
frequency tank is a parallel combination of inductor and capacitor bank to switch between 
5.2 GHz and 3.5 GHz bands while the lower frequency tank switches between 2.4 GHz 
and 1.8 GHz bands. 
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Figure 3-1: Architecture of proposed LNA 
 
 
3.2 LNA Design 
3.2.1 Core Amplifier and Switchable Gm Active Shunt Feedback 
               The core amplifier(Fig. 3-2) consists of the input transconductor M1 and the 
switchable cascode transistors MU  and ML. The transistor MU, serves the upper frequency 
tank while ML, serves the lower frequency tank. The cascode transistors are turned on and 
off depending on the band of operation. For example, MU is turned on when either 5.2 
GHz or 3.5 GHz band is desired. This is achieved by connecting it’s gate through the 
switch S9 to Vdd in which case, the complementary switch S10 is turned off. The gate 
controls are VU and
 𝑉𝑈̅̅ ̅ respectively. Concurrently, the transistor ML is turned off by 
connecting it’s gate through the NFET switch S12 to ground and opening the 
complementary PFET switch S11. The gate control signals in this case are 𝑉?̅? and VL 
respectively.  
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Figure 3-2: LNA core amplifier  
 
              The active shunt feedback matching technique is proven to be effective for 
reconfigurable LNAs[33]. In this design, a switchable gm active shunt feedback matching 
was employed. This circuit consists of an externally biased source follower, MFB as shown 
in Figure 3-3. 
 
 
Figure 3-3: Active feedback circuit of LNA 
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            The design equations of the LNA include the input impedance (Zin), the voltage 
gain (AV) and the noise factor (F)[38]. Zin is defined as 
𝑍𝑖𝑛 =  
1
𝑔𝑚𝑀𝐹𝐵( 1 + 𝑔𝑚𝑀1𝑅𝐿)
= 50Ω                                3 − 1 
Where gmMFB is the transconductance of the feedback transistor, MFB,  gmM1 is the 
transconductance of the input common source transistor, M1 and RL is the equivalent 
parallel resistance of the selected resonant load. AV is given by 
𝐴𝑉 = 𝑔𝑚𝑀1𝑅𝐿 [
 1 𝑔𝑚𝑀𝐹𝐵⁄
 1 𝑔𝑚𝑀𝐹𝐵⁄ +  𝑅𝑆(1 + 𝑔𝑚𝑀1𝑅𝐿)
]              3 − 2 
Where RS is the source impedance. F is derived as: 
𝐹 = 1 + (1 +  
1
1 + 𝐴𝑉𝑂
)2.
𝛾1
4𝑔𝑚𝑀1𝑅𝑆
+  
𝛾𝑀𝐹𝐵
4(1 + 𝐴𝑉𝑂)
             3 − 3 
 + 
𝑔𝑚𝑀𝐹𝑅𝑆𝛾𝐹
4
+  
𝑅𝐿
4𝑅𝑆(1 + 𝐴𝑉𝑂)2
  
Where γ1 , γMFB  and γF are the noise factors of  M1, MFB and MF (M1.8 or M2.4 or M3.5 or 
M5.2) in Fig. 3-3,  respectively. AVO is the open loop gain given as: 
𝐴𝑉𝑂 =   𝑔𝑚𝑀1𝑅𝐿                                                     3 − 4  
The second term of equation 3-3 represents the noise contribution from M1. The third term 
represents the noise contribution from MFB. The last two terms represent noise from the 
switchable current source MF (M1.8 or M2.4 or M3.5 or M5.2) and RL respectively. RL is 
frequency dependent as will be discussed later. From equation 3-3, it is noticed that the 
noise contributions from MFB and RL are insignificant for a large open loop gain. 
            The noise factor equation also features contribution from the switchable current  
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transistor MF (M1.8 or M2.4 or M3.5 or M5.2). This contribution is minimized for smaller 
gmMF. Therefore, a smaller aspect ratio is used for MF. The most important term in the 
equation 3-3 is the noise contribution from M1. Larger gmM1 provides lower noise 
contribution and vice versa. It can also be noted from equation 3-1 that the input 
impedance depends on gmM1. Therefore, the major design issue comes from the sizing of 
the input transistor M1 so as to ensure input impedance matching and minimum noise. The 
first step is to determine the size and bias condition (current density) of M1 that satisfies 
both impedance matching and minimum noise. 
            There is an optimum current density for the minimum noise figure (NFmin). To 
determine the current density for NFmin, a simulation test bench is set up to sweep the bias 
current of M1 through a 30um transistor with 5um fingers while MFB is set to 50um/180nm. 
An ideal current source is used to provide current through MFB in this case. A plot of NFmin 
versus current density for various frequency bands for M1 are obtained. The optimum 
current density (JOPT) is approximately 0.27mA/um and is independent of frequency (Fig. 
3-3).  
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Figure 3-4: NFmin versus J(mA/um) for various frequency bands 
 
 
            To find the width of M1 for input matching and minimum noise, the width was 
swept while maintaining a constant current density of 0.27mA/um until the source 
impedance for minimum NFmin reached 50 Ω. On the Z-smith chart, this occurs when 𝛤𝑜𝑝𝑡 
intersects the Γ=1 circle on the smith chart(Fig. 3-5). The width was found to be 
approximately 300um.  
 55 
 
 
Figure 3-5: Γopt  versus input stage transistor width 
 
 
To achieve 50Ω input matching using equation 3-1, gmMFB is adjusted accordingly using 
MF. The variation of  gmMFB doesn’t affect NFmin according to equation 3-3. 
            The size of the cascode transistor is chosen as small as possible to minimize the 
parasitic capacitance. Higher drain parasitic capacitance limits the maximum operating 
frequency. The cascode transistor doesn’t have significant effect on the overall noise 
figure.  
             The active shunt feedback technique is used in this work to provide input matching  
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according to equation 3-1. This circuit consists of a source follower, MFB with switchable 
current sources as shown in Figure 3-3. Zin depends on the effective load impedance at the 
operating frequency, RL which, can be expressed as: 
𝑅𝐿 =  ѡ𝐿𝑄||𝑅𝑝,𝑐𝑎𝑝                                               3 − 5 
Where Q represents the quality factor of the inductive load and Rp,cap is the effective 
parallel resistance of the tuned capacitor bank at resonance. Depending on the frequency 
of operation a particular tank is selected as input to the gate of the feedback transistor. 
gmMFB can be appropriately adjusted using MF to achieve 50Ω at the input for each desired 
frequency.  
            The inductors selected for the two tanks have their peak Q’s at the respective lower 
bands that is, at 1.8GHz band and 3.5GHz band for the LFS and UFS tanks, respectively. 
As frequency decreases, the RL decreases accordingly. Thus, in order to maintain an input 
matching impedance of 50Ω, gmMFB must increase and vice versa according to equation 
3-1.  𝑔𝑚𝑀𝐹𝐵  at each frequency band of operation is set by enabling the appropriate current 
transistor and disabling the rest.  The current source bank MF of the feedback transistor 
consists of M1.8, for 1.8GHz band, M2.4 for 2.4 GHz band, M3.5 for 3.5GHz and M5.2 for 
5.2GHz operation. These transistors have widths determined by the amount of current 
necessary to provide an input matching (S11) of better than -10 dB at the band of operation. 
The sizes of the current source transistors and currents are depicted in Table 3-1.  
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Table 3-1: Sizes and currents of switchable current source transistors for active shunt feedback 
input matching circuit 
Transistor Size (W/L) Current (uA) 
M1.8 42u/240nm 530 
M2.4 35u/240nm 440 
M3.5 38u/240nm 480 
M5.2 40u/240nm 500 
 
 
3.2.2 LNA Band Switching 
              As described in the previous sections, the band switching is achieved by 
switching two tanks known as upper section and lower section tanks. This is illustrated  in 
Figure 3-6 [39]. Each tank also incorporates two bands. The upper section tank comprises 
the 5.2GHz and 3.5 GHz frequency bands whiles the lower section tank comprises the 2.4 
GHz and the 1.8 GHz frequency bands. To select a tank, the corresponding cascode 
transistor is turned on while the other remains off.  
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Figure 3-6: Band switching by programmable cascode branches[7] 
 
 
3.2.2.1 Upper Section Tank 
              The upper secton tank is an inductive-capacitive resonant tank to switch 5.2 GHz 
and 3.5 GHz frequencies. As shown in Figure 3-7, the load consists of an inductor Lu, two 
capacitors C5.2 and C3.5 and a PMOS switch S3.5. When the switch is off, the resonance of 
the tank occurs at 5 GHz band thus selecting the upper band by default. To select the 3.5 
GHz band, the capacitance C3.5 has to be added in parallel to C5.2 by putting on the switch 
S3.5. 
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Figure 3-7: Upper frequency section load 
 
 
              The sizing of the inductance, capacitance and switch is very critical in the design. 
The inductance used in the design is the spiral inductor in the IBM technology. It’s value 
and dimensions is chosen such that the self resonant frequency is above the maximum 
resonant frequency which in this case is 5.2 GHz. Larger inductor metal widths gives 
lower loss hence higher Q, but at reduced inductances and lower self resonant frequency 
(SRF), due to increased self-capacitance and coupling to the substrate. Larger outer 
dimension yields higher inductance, but lower self-resonant frequency due to increased 
inductance and self-capacitance. Larger number of turns increases the inductance, but also 
increases self capacitance, and thus a lower SRF than an equivalent inductor with less 
turns and larger area. The outer dimension of the inductor is 270um with and metal width 
of 25 um (Fig. 3-8).  
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Figure 3-8: Layout of inductor LU 
 
 
The value of inductance used for the upper band was 1.10 nH. This value resonates with 
the capacitor C5.2 and the parasitics of C3.5 and switch S3.5 when the switch is off to produce 
desired resonance at 5.2 GHz band. The parasitics also include the parasitic of the cascode 
transistor. The design was made in order to minimize this parasitic as much as possible.  
This is done by reducing the size of the transistor. When the switch S3.5 is on, the 
inductance 1.10nH  resonates with the capacitances C5.2 and C3.5 and the parasitics of the 
switch and the cascode transistor to produce frequency peaking at 3.5 GHz.The Q of the 
inductor LU  was set with a peak close to 3.5 GHz to nullify the frequency effect on the 
quality factor of the capacitive load which is higher at 5.2GHz. This is done in order to 
maintain a fairly constant gain across bands as will be discussed later.  The frequency 
variation of the Q factor is illustrated in Figure 3-9. Figure 3-9 shows the inductance 
variation versus frequency with a self resonant frequency around 9 GHz . The inductance 
varies from 1.10 nH at 5.2 GHz to around 0.96 nH at 3.5 GHz which represents 
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a variation of 12.7% across the two bands. 
 
 
 
 
Figure 3-9:  Quality factor and inductance versus frequency of LU 
 
 
 
              The capacitive load of the tank comprises the parallel combination of  C5.2, the 
parasitics of the cascode transistor and the series combination of C3.5 and the PMOS switch 
S3.5 as shown in Figure 3-10. The capacitors C5.2 and C3.5 are Metal Insulator Metal (MIM)  
capacitors. These MIM capacitors are chosen due to their relatively higher linearity and 
quality factor compared to MOS capacitors. The capacitors are formed using the sixth 
metal as the top plate and the fourth metal as the bottom plate with silicon dioxide as the 
dielectric.  
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(a)  
 
 
(b)  
 
Figure 3-10: (a) Capacitive load of upper frequency section tank, (b) equivalent load showing the 
on resistance and total parasitic capacitance of switch S3.5 
 
 
The FET switch is controlled by the voltage VU. The capacitor, C3.5,  is enabled by pulling 
the gate of the PMOS switch to ground and disabled by pulling it to VDD. The PMOS 
switch can be represented by the parallel combination of resistance ,RSW, and the total  
parasistic capacitance of the switch ,CSW. The sizing of the transistor S3.5 proves critical. 
For narrow transistor, the on-resistance remains so high that the tank does not notice the 
effect of the capacitance, C3.5 , in casse the 3.5 GHz needs to be selected. For a moderate 
width, the on-resistance limits the Q of C3.5, thus lowering the Q of the overall tank and 
hence the voltage gain at 3.5 GHz band. This can be demonstrated by transforming the 
series combination of C3.5  and RSW  to a parallel network comprising C5.2  and 
𝑅𝑝 ≈ 𝑄
2𝑅𝑆𝑊                                                     3 − 6 
          𝑄 = (𝐶3.5ѡ𝑅𝑆𝑊)
−1                                                 3 − 7 
This implies that RSW should be minimized such that RP is significantly larger than the  
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equivalent parallel resistance of inductor LU. However, increasing the width of S3.5 
increases the capacitance that it introduces in the off state that is, when the 5.2 GHz band 
is selected. The equivalent capacitance seen by the tank when S3.5 is off is equal to the 
series combination of C3.5  and CSW. This means, C5.2 must be less than it’s original value 
by this amount. Thus the width of S3.5 poses a trade-off between the tolerable value of C5.2  
when S3.5  is off and the gain reduction when S3.5 is on. The variation of resistance RSW  
and total parasitic capacitance CSW is illustrated in Figure 3-11.  
 
 
 
Figure 3-11: Channel resistance and parasitic capacitance versus width of PFET switch 
 
 
              The switch was sized at 200um with 5um fingers at minimum length to achieve 
a channel resistance of 4 Ω. This dimension of switch transistor gives a parasitic 
capacitance of 210 fF when the switch is on and 166 fF when off. This size was chosen to 
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ensure that there is very little variation in parasitic capacitance as the switch is turned on 
and off.  The quality factor of the capacitive load was simulated at 3.5 GHz and 5.2 GHz 
bands and found to be around 13.95 and 20.1, respectively. It can be observed that the Q 
of the capacitive load increases with resonant frequency. This is due to the decrease in the 
parallel  impedance of the capacive load with capacitance and the inverse relation between 
the capacitance and the resonant frequency. Thus to maintain a fairly constant gain across 
the two bands, it is imperative to choose an inductor with the peak Q as close to the 3.5 
GHz band as possible as shown in Figure 3-9. The quality factor of the inductor changes 
from 18.8 at 3.5 GHz to 11 at 5.2 GHz. This represents a percentage decrease of 43 % 
approximately. For the capacitive load, the Q factor changes from 13.95 at 3.5 GHz to 
20.1 at 5.2 GHz , a percentage increase of 44 % approximately. Therefore, a fairly constant 
gain  can be ensured. The sizes of the passives and the switch transistor is shown in Table 
3-2.  
 
  
Table 3-2: Size/Value of upper frequency tank devices 
Device Size/Value 
Inductor ( LU) 1.10 nH 
Capacitor ( C5.2 ) 720 fF 
Capacitor ( C3.5 ) 990 fF 
Parasitic Capacitance ( Cpar1 ) 110 fF 
PFET switch (S3.5) 200 um/180 nm 
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3.2.2.2 Lower Frequency Section Tank 
              The lower frequency section tank is also an inductive-capacitive resonant tank to 
switch 2.4 GHz and 1.8 GHz frequencies. The load consists of inductor LL, the capacitors 
C2.4 and C1.8  and the PMOS switch S1.8. as shown in Figure 3-12. The signal V1.8  is the 
switch control voltage. It pulls the gate to 1.8 V to switch the transistor off and pulls it to 
ground to turn it on. When the switch is off, the inductor LL resonates with C2.4 and the 
parasitic capacitance of the cascode transistor ML to produce frequency peaking at 2.4 
GHz. The capacitor C1.8 is added in parallel to C2.4 when the switch S1.8 is turned on in 
which case the resonance occurs at 1.8 GHz band.  
 
 
 
Figure 3-12: Lower frequency section tank 
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Similar to LU,  the inductor used in the lower frequency section tank, LL is a spiral 
inductor(Fig. 3-13). The outer dimension of the inductor is 300um and the metal width is 
25um. 
  
 
 
Figure 3-13: Layout of inductor LL 
 
 
            The inductor , 𝐿𝐿 is designed to have a peak Q as close to the lower band that is 
,1.8 GHz as possible  and the self resonant frequency beyond the higher frequency band 
that is 2.4 GHz band similar to the higher band inductor, 𝐿𝑈. The Q of the inductor 
decreases from 18.2 at 1.8 GHz to 13 at 2.4 GHz a percentage decrease of 29 % 
approximately across the two bands. The inductor varies from 1.84 nH at 2.4 GHz to 1.68 
nH at 1.8 GHz, a variation of 8.7 % across the two bands. The frequency variation of the 
Q and the inductance of LL  is shown in Figure 3-14. The capacitive load of the tank 
consists of  the parallel combination of  C2.4, the parasitics of the cascode transistor, ML,  
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and the series combination of C1.8 and the PMOS switch S1.8 as shown in Figure 3-15. 
 
 
 
Figure 3-14: Frequency variation of  Quality factor and inductance of LL 
 
 
 
 
 
(a)  
 
 
(b)  
 
Figure 3-15: (a) Capacitive load of lower frequency section tank, (b) equivalent load showing the 
resistance and total parasitic capacitance of switch S1.8 
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            Similar to the previous section, the capacitors C2.4  and C1.8 are MIM capacitors 
and Cpar2 represent the parasitic capacitance of the cascode transitor, ML. RSW2 and CSW2 
represent the channel resistance and total parasitic capacitance of the PMOS switch, S1.8. 
The switch transistor was sized at a width of 200um at minimum length and has the same 
characteristics as in Figure 3-11. The quality factor of the capacitive load was simulated. 
It increases from 15.6 at 1.8 GHz to 20.34 at 2.4 GHz, a percentage increase of 30.3 % 
which almost nullifies the percentage decrease in inductor quality factor of 29 %. Thus a 
fairly constant gain can be maintained across the two lower bands. The sizes of the 
passives and PFET switch are shown in Table 3-3.  
 
 
Table 3-3: Size/Value of devices of lower frequency tank 
Device Size 
Inductor ( LL ) 1.84 nH 
Capacitor ( C2.4 ) 2.25 pF 
Capacitor ( C1.8 ) 1.81 pF 
Parasitic Capacitance 110 fF 
PFET Switch ( S1.8 ) 200 um/ 180 nm 
 
 
3.2.3 Switchable Output Stage 
              The output stage of the LNA is based on a source follower topology as shown in 
Figure 3-16. It consists of source follower transistors, Mbu and Mbl, a current source, M2 
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and complementary switch pairs S5/S6 and S7/S8. The gates of Mbu and Mbl are AC coupled 
to the upper frequency section tank and lower frequency section tank, respectively. The  
source followers Mbu and Mbl are enabled by connecting their gates through the PFET 
switches S6 and S8 to the bias voltage, Vbias . They are disabled by connecting their gates 
to ground through the switches, S5 and S7. The control voltages to the switches are; 𝑉𝑈/?̅?𝑈 
for S6/S5 and 𝑉𝐿/?̅?𝐿 for S8/S7. The switch control voltages are such that one source follower 
(that is Mbu or Mbl ) is enabled at a time. The main purpose of using this output stage is to 
accomplish an output impedance of 50 Ω. The transconductances of Mbu or Mbl , gmbu and 
gmbl  are chosen such that 1 𝑔𝑚𝑏𝑢 ||𝑔𝑑𝑠2⁄  or 1 𝑔𝑚𝑏𝑙 ||𝑔𝑑𝑠2⁄  is equal to 50 Ω.  𝑔𝑑𝑠2 
represents the conductance of M2.  
 
 
 
Figure 3-16: Switchable output stage of LNA 
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3.2.4 Digital Control Circuit 
               The control voltages to the switches used in the LNA design are generated by a 
combination of digital gates as shown in Figure 3-17. The digital control block has four 
inputs; I1.8 for 1.8 GHz band, I2.4 for 2.4 GHz band, I3.5 for 3.5 GHz band, I5.2 for 5.2 GHz 
band. These  inputs are pulled to 1.8 V or 0 V depending on the band of interest. The 
digital bock has six pairs of complementary output voltages (𝑉𝐿 , 𝑉?̅?), (𝑉𝑈, 𝑉𝑈̅̅ ̅), (𝑉1.8, 𝑉1.8̅̅ ̅̅ ̅),   
(𝑉2.4, 𝑉2.4̅̅ ̅̅ ̅), (𝑉3.5, 𝑉3.5̅̅ ̅̅ ̅), (𝑉5.2, 𝑉5.2̅̅ ̅̅ ̅). The logic used for the output voltage is an active low 
logic in which case a 0 (0 V) to the gate input of a PFET transistor is required to enable a 
current source transistor, a source follower or an LC load. The truth table for the control 
block is shown in Table 3-4. 
 
 
 
Figure 3-17: Digital control circuit of LNA 
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Table 3-4: Truth table of digital control circuit 
I1.8 I2.4 I3.5 I5.2 VU VU1 VL VL1 V1.8 V1.81 V2.4 V2.41 V3.5 V3.51 V5.2 V5.21 
0 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 
0 0 0 1 0 1 1 0 1 0 1 0 1 0 0 1 
0 0 1 0 0 1 1 0 1 0 1 0 0 1 1 0 
0 0 1 1 1 0 1 0 1 0 1 0 0 1 0 1 
0 1 0 0 1 0 0 1 1 0 0 1 1 0 1 0 
0 1 0 1 1 0 1 0 1 0 0 1 1 0 0 1 
0 1 1 0 1 0 1 0 1 0 1 0 0 1 1 0 
0 1 1 1 1 0 1 0 1 0 0 1 0 1 0 1 
1 0 0 0 1 0 0 1 0 1 1 0 1 0 1 0 
1 0 0 1 1 0 1 0 0 1 1 0 1 0 0 1 
1 0 1 0 1 0 1 0 0 1 1 0 0 1 1 0 
1 0 1 1 1 0 1 0 0 1 1 0 0 1 0 1 
1 1 0 0 1 0 1 0 0 1 0 1 1 0 1 0 
1 1 0 1 1 0 1 0 0 1 0 1 1 0 0 1 
1 1 1 0 1 0 1 0 0 1 0 1 0 1 1 0 
1 1 1 1 1 0 1 0 0 1 0 0 1 0 1  
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3.3 Complete LNA Schematic 
             The complete schematic of the proposed LNA is shown in Figure 3-18. Current  
mirrors, DC blocking resistors and digital control block are missing in this diagram. 
 
 
 
Figure 3-18: Complete schematic of LNA 
 
 
3.4 LNA IC Layout and Post-Layout Simulations 
              The layout of the LNA was designed with the goal of minimizing parasitic 
elements on signal lines by keeping them as short as possible, and reasonably balancing 
the width to length ratios of the lines, in order to optimize the balance between parasitic 
capacitance and series resistance. Upper layer metals are used for longer signal routing 
distances, as these have generally lower sheet-resistances compared to lower metal layers. 
Power and ground lines are made  wide enough to reduce voltage drops along power traces 
and to increase coupling to the substrate so as to minimize noise on these lines. MIMCAPs 
are used as decoupling caps between the power and ground lines in order to provide a path  
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for noise currents to ground. ESD protection is applied at all dc and signal pads to protect 
the circuit from ESD spikes. A microphotograph of the fabricated LNA is shown in Figure 
3-19. The simulations after extraction of the layout are shown in Figure 3-20 through 
Figure 3-22.  
 
 
 
Figure 3-19: Chip micrograph 
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(a)  
 
 
(b)  
 
Figure 3-20: (a)Simulated S21 of LNA (b)simulated S11 of LNA 
 
 
As shown in Figure 3-20(a), the S21 for all bands remain fairly constant as predicted. The 
gain has a minimum of 14dB at 1.8GHz  and a maximum of 15dB at 2.4GHz. The S11 
varies from -16 dB to -14.8 dB from 1.8 GHz band to 5.2 GHz band.  
 
 
Figure 3-21: Simulated noise figure of the LNA for four different bands 
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The simulated noise figure for all bands is shown in Figure 3-21. As can be seen, the NF 
varies from 2 dB to 3.8 dB from 1.8 GHz band to 5.2 GHz band. 
 
 
 
(a)  
 
(b)  
 
(c)  
 
 
 
Figure 3-22: (a) IIP3 simulation for 1.8 GHz band (b) IIP3 versus frequency 
(c) P1dB versus frequency 
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             Figure 3-22 shows the linearity simulations. Two tones at 50MHz apart from each 
other were used as input signals to the LNA. The transfer characteristics for the first order 
output and third order output were plotted from which the IIP3 can be determined (Fig. 3-
22(a)). The IIP3 has a minimum of -8.5dBm at 2.4GHz and a maximum of -7.3dBm at 
1.8GHz. This is evident from the fact that the minimum and the maximum gains occur at 
1.8GHz and 2.4GHz respectively. The P1dB also has a minimum of -17.8dBm at 2.4GHz 
and a maximum of -16.5dBm at 1.8GHz. The S-parameter, NF and linearity simulations 
for all the four bands are summarized in Table 3-5. 
 
 
Table 3-5: S-parameter,NF,IIP3 and P1dB values at various bands 
Frequency(GHz) S21(dB) S11(dB) NF(dB) IIP3(dBm) P1dB(dBm) 
1.8 13.9 -16.3 2.1 -7.3 -16.5 
2.4 15.1 -15.4 2.5 -8.5 -17.8 
3.5 14.9 -14.6 3.4 -8.0 -17.1 
5.2 14.7 -14.3 3.8 -7.8 -16.9 
 
 
3.5 Measurement Setup and Results 
              In this section, test setup and measurement results of the fabricated LNA will be 
discussed. The populated PCB board which (Device Under Test (DUT)) is shown in 
Figure 3-23. The LNA tests includes DC test, S-parameter test, noise figure test and 
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linearity test. The basic RF equipment used include network analyzer(NA), spectrum 
analyzer, signal generator etc.  
 
 
 
Figure 3-23: PCB board  
 
 
3.5.1 S-parameter Testing and Results 
               The S-parameters of the LNA (S11,S22,S12 and S21) are measured by 
connecting the DUT to the network analyzer, shown in Figure 3-24. An Agilent N4467 
series network analyzer was used to take the measurement. The input and output were 
connectd to a 50 ohms standard cable. The network analyser, cable and probes were 
calibrated prior to each measurement.  
              The calibration was done by connecting calibration terminations for open, short 
and matched load conditions to the input and output ports of the network analyzer through  
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the cables which were used for the testing and then enabling the appropriate calibration 
functions of the network analyzer. The S-parameters(S21 and S11) were then measured 
and are shown in Figure 3-25. 
 
 
 
Figure 3-24: S parameter measurement setup 
 
 
 
(a)  
 
 
(b)  
 
Figure 3-25: Measured S21 parameters for the four bands b) measured S11 parameters for the 
four bands 
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The minimum gain measured is 10.1dB at the 1.8GHz band and the maximum gain is 
13.6dB at the 2.4GHz band. The measured S21 values for all the four bands are generally 
lower compared to the simulated results (minimum of 13.9dB at 1.8GHz and a maximum 
of 15dB at 2.4GHz). Also the measured frequency responses show slight frequency offsets 
(approximately 100MHz) from the simulation response. These effects (i.e. reduction in 
gain and frequency offsets) can be attributed to the parasitic effects associated with the 
fabricated chip and measurement setup. The measured S11 is better than -10dB input 
return loss for all frequency bands. A minimum value of -13.5dB at the 3.5GHz band and 
a maximum of -12dB at the 1.8GHz band were recorded. The measured S11 compared to 
the simulated values (a minimum value of -16.3dB at the 1.8GHz band and a maximum 
of -14.3dB at the 5.2GHz band) are lower and have slight frequency offsets due to effects 
mentioned earlier. 
3.5.2 Noise Figure Testing and Results 
               The noise figure measurement was done using the Y Factor method[40]. The 
setup for the NF measurement is shown in Figure 3-26. An excess noise ratio (ENR) 
source is needed. The ENR head usually requires a high DC voltage supply. The ENR 
(HP346C) has a standard noise figure parameter of it’s own at specified frequencies. An 
example table is given in Table 3-6.  
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Figure 3-26: Noise figure measurement setup 
 
 
 
Table 3-6 : ENR of HP346C noise head[40] 
Frequency(GHz) ENR (dB) 
1 12.92 
2 12.88 
3 12.81 
4 12.79 
5 12.95 
 
 
The NF is determined by measuring the output noise power spectral density corresponding 
to the noise source ON(Fig. 3-27(a)) and the noise source OFF(Fig. 3-27(b)) using the 
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spectrum analyzer. The change in the noise power density is the Y factor. The noise figure 
is calculated as[40] : 
𝑁𝑜𝑖𝑠𝑒 𝐹𝑖𝑔𝑢𝑟𝑒 (𝑁𝐹) = 10 ∗ 𝑙𝑜𝑔10 (
10(𝐸𝑁𝑅 10)⁄
10(𝑌 10⁄ )−1
)                     3 − 8                    
Using the above formula, the NF at frequencies within the bandwidths of the four 
frequency bands(1.8GHz, 2.4GHz, 3.5GHz and 5.2GHz) are calculated from the noise 
source ON output noise power spectral densities  shown in Table 3-7.  
 
 
 
(a)  
 
 
(b)  
 
Figure 3-27: (a) noise power spectral density for noise source OFF case, (b)noise power spectral 
desnity for noise source ON case at 1.8GHz 
 
 
The measured NF at the four bands are shown in Figure 3-28. The minimum NF measured 
is 2.8dB at 1.8GHz and the maximum is 4.3dB at 5.2GHz. The measured NF for all bands 
are worse compared to the simulation results (minimum of 2.1dB at 1.8GHz and maximum 
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of 3.8dB at 5.2GHz. This can be attributed to parasitic effects of the fabricated chip and 
measurement setup. 
 
 
Table 3-7: On-case noise power spectral density for four center frequencies 
Frequency(GHz) Noise power spectral  
density(dBm/Hz) 
1.8 -82.91 
2.4 -83.93 
3.5 -84.93 
5.2 -85.34 
 
 
 
Figure 3-28: Measured noise figure for various bands 
 
 83 
 
3.5.3 Linearity Testing 
            To measure the linearity of the LNA, two RF signal generators, an RF power 
combiner and a spectrum analyzer are required, as illustrated in Figure 3-29. The measures 
of linearity include both P1dB and IIP3 measurements. The P1dB is measured by turning 
off one signal generator and sweeping the other generator power level from -50dBm to 
0dBm at the desired frequency. The output power level is measured by the spectrum 
analyzer.  
              When measuring the IIP3, two tones  generated by two RF generators are used. 
The output signal spectrum measured for various bands are shown in Figure 3-30. In this 
test, two RF tones, 50MHz apart were generated and used as the input signals to the LNA. 
The output spectrums shown in Figure 3-30 illustrate the output effects at the various 
bands of operation. For example, Figure 3-30(a) shows the output spectrum when two 
tones at 1.85GHz and 1.9GHz are passed through the LNA. It shows the output tones at 
the said frequencies and in addition, the IM3 signal at 1.8GHz. Similar tests are done for 
the frequencies, 2.4GHz, 3.5GHz and 5.2GHz ( Fig. 3-30(b) through (d)). 
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Figure 3-29: Linearity measurement Setup 
 
 
 
 
 
(a)  
 
(b)  
Figure 3-30: (a) Output spectrum of DUT at 1.85 GHz (b) output spectrum of DUT at 2.45 
GHz (c) output spectrum of DUT at 3.55 GHz (d) output spectrum of DUT at 5.15 GHz 
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(c)  
 
(d)  
 
Figure 3-30: continued. 
 
 
              The IIP3 and P1dB for the four bands are determined from the output spectrums 
shown in Figure 3-30. The results of the linearity measurements for the various bands are 
summarized in Table 3-8. The minimum IIP3 measured is -7.1dBm at the 2.4GHz band  
where the highest gain of 13.43dB occurs and the maximum is -3.5dBm at the 1.8GHz 
band where the lowest gain of 10.1dB occurs. The IIP3 at the 3.5GHz band which has a 
gain of 12dB, is -6.2dBm  and that at the 5.2GHz band which has a gain of 10.43dB, is -
4.34dBm. This IIP3 variation with frequency illustrates the relation between gain and 
linearity; the higher the gain, the better the linearity and vice versa. The measured IIP3 
results are better than the simulated IIP3 results(maximum of -7.3dBm at 1.8GHz and 
minimum of -8.5dBm at 2.4GHz) due to the general decrease in the  gains at the four bands  
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of the fabricated LNA. The minimum P1dB -16.9dBm at the 2.4GHz band and the 
maximum is -13.5dBm at the 1.8GHz bands. The measured P1dB are also better compared 
to simulated results (minimum of -17.8dBm at 2.4GHz and maximum of -16.5dBm at 
1.8GHz) for similar reasons.  
 
 
Table 3-8 : Linearity results 
Frequency 
Band 
IIP3 @ 50 MHz 
offset (dBm) 
P1dB 
(dBm) 
1.8 GHz -3.45 -13.51  
2.4 GHz -7.12 -16.91 
3.5 GHz -6.2 -16.5 
5.2 GHz -4.34 -14.21 
 
 
3.6 Discussion of Results 
            From the results above, the proposed LNA achieves S21 of between 10.1dB and 
13.43dB. It achieves an input matching (S11) between  -13.44 dB and -11.97 dB. The 
noise figure measured ranges from 2.8 dB to 4.3 dB for the four bands of interest. The 
LNA also achieves an IIP3 from -7.12 dBm to -3.45 dBm at 50 MHz offset. It also 
achieves a minimum P1dB of -16.9dBm and a maximum P1dB of -13.4dBm. The total 
power consumption ranges from 7mW to 7.2mW at a supply of 1.8V.   
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Table 3-9 summarizes the performance of the fabricated LNA.  
 
Table 3-9 : Performance summary of LNA 
Frequency (GHz) 1.8 2.4 3.5 5.2 
S21(dB) 10.1  13.5 12 10.43 
S11(dB) -12 -12.6 -13.5 -12.5 
NF (dB) 2.8   3.3 3.9 4.3 
IIP3 (dBm) -3.45 -7.1 -6.2 -4.33 
P1dB(dBm) -13.4 -16.9 -16.4 -14.2 
Power(mW) 7.2 7.04 7.11 7.15 
Supply(V) 1.8V 
Technology CMOS 0.18um 
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4. CONCLUSIONS AND FUTURE WORKS 
 
           This thesis focussed on the design and fabrication of a narrow band reconfigurable 
LNA for SDR applications. The design was done using IBM CMOS 0.18um technology. 
The proposed LNA is able to cover a wide frequency range from 1.8 GHz to 5.2 GHz for 
four bands. 
            In section 2, a conscise discussion of some basic RF fundamentals was presented. 
LNA topologies ranging from common source to common gate architectures were 
discussed. The section was ended with a comprehensive literature review of some works 
on reconfigurable LNA.  
            In section 3, the proposed LNA was presented. The stages of the LNA from the 
input stage to the output stage and the digital control circuit were discussed. The sizing of 
the transistors and the design of the passives were fully covered in the same section. The 
post-layout simulations/results of the LNA were discussed. The section concluded with 
discussion of measurement results. The RF testings included gain test, noise figure test 
and linearity tests. The LNA achieved  S21 of between 10.1dB and 13.43dB. It achieved 
an input matching (S11) between  -13.44 dB and -11.97 dB. The noise figure measured 
ranged from 2.8 dB to 4.3 dB. The LNA also achieved an IIP3 from -7.12 dBm to -3.45 
dBm at 50 MHz offset.  The power consumption ranged from 7 mW to 7.2 mW. The LNA 
is compared with some previous works in Table 4-1.  
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Table 4-1: Comparison table 
 [3] [34] [35] [36] [37] This  
Work 
Freq(GHz) 1.9-2.4 2.45/6 2.8/3.3/4.6 1.8-2.4 2.4/3.43/3.9
6/4.49/5.4 
1.8/2.4/3.5/5.2 
Tuning 
Method 
continuous discrete discrete continuous discrete discrete 
Gain(dB) 10-14 9.4-18.9 14.2-16.1 20.6-22.1 22-24 10.1-13.4 
NF(dB) 3.2-3.7 2.8-3.8 2.4-3.7 3.2 - 3.5 2.2-3.1 2.8-4.3 
IIP3(dBm) -6.7 -4‒ -5.6 -4‒ -2 -16 –11.8 -16‒ -21 -7 to -3.4 
Power (mW) 17 2.79 6.4 9.6 4.6 7-7.2 
Technology CMOS 
0..13um 
CMOS 
0.13um 
CMOS 
0.13um 
CMOS 
0.18um 
CMOS 
0.13um 
CMOS 
0.18um 
 
 
             The major advantage of this work is it’s ability to cover a wide range of discretely 
tuned  frequency bands (i.e 1.8GHz, 2.4GHz, 3.5GHz and 5.2GHz) as opposed to the 
relatively small frequency ranges covered by [3] (1.9GHz to 2.4GHz), [34] (2.45GHz and 
6GHz), [35] (2.8GHz, 3.3GHz and 4.6GHz) and [36] (1.8GHz-2.4GHz). Although [37] 
covers a similarly wide frequency range (2.4GHz, 3.43GHz, 3.9GHz, 4.49GHz and 
5.4GHz), the proposed LNA in this thesis has and additional advantage of discretely 
tuning the input matching.  
              In terms of gain, this work compares well with [3] (10dB-14dB), however, the 
works [34] (S21 of 9.8dB and 18.9dB), [35] (S21 of 14.2dB-16.1dB), [36] (S21 of 20.6dB-
22.1dB) and [37] (S21 of 22dB-24dB) have better performance. The NF of this work 
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(2.8-4.3dB) compares greatly with the previous works. Also, the IIP3 of this work(-7dBm 
to -3.45dBm) is better compared to [35] (-16dBm to -11.8dBm) and [37] (-21dBm to -
16dBm). Above all, it is noted that [34], [35] and [37] achieve better gain and NF 
performances while having pretty low power consumptions (2.79mW, 6.4mW and 
4.6mW) due to the better technology (CMOS 0.13um) that these works use. The only 
exception is [3] which even though uses CMOS 0.13um, has a power consumption of 
17mW. It can be concluded that, if this work is in the future redesigned and fabricated in 
CMOS 01.3um, it can achieve a much better performance. 
              The LNA currently achieves discrete tuning of the input matching and output 
frequency response. As a result, variations due to process and temperature can affect the 
S11 and S21 value and can also cause frequency shifts. To account for these, a 
complementary continuous tuning scheme will be added. This will be implemented by 
adding a fifth current source whose bias can be continuously tuned thus, continuously 
varying the current through the source follower, MFB to compensate for the shifts in the 
S11. Also, a continuous tuning scheme in the form of voltage controlled varactor will be 
added in parallel to the two output tanks to compensate for the variations due to process 
and temperature. In addition, a switchable bank of transistors will be added in parallel to 
the input transistor to allow gain tuning. These are highlighted in Figure 4-1. 
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Figure 4-1: Complete schematic of LNA showing future works 
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